

November 1988 Revised November 1999

### 74AC74 • 74ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop

#### **General Description**

The AC/ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary  $(Q,\,\overline{Q})$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

LOW input to  $\overline{S}_D$  (Set) sets Q to HIGH level

LOW input to  $\overline{C}_D$  (Clear) sets Q to LOW level

Clear and Set are independent of clock

Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$ 

HIGH

#### **Features**


- I<sub>CC</sub> reduced by 50%
- Output source/sink 24 mA
- ACT74 has TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description
74AC74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74AC74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC74PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74ACT74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT74PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Connection Diagram**




#### **Pin Descriptions**


Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs
$\overline{C}_{D1}$ , $\overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}$ , $\overline{S}_{D2}$	Direct Set Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

# 74AC74 • 74ACT74

#### **Logic Symbols**






#### **Truth Table**

(Each Half)

	Inpu	Out	puts		
S <sub>D</sub>	CD	СР	D	Q	σ
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н
Н	Н	~	Н	Н	L
Н	Н	~	L	L	Н
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$

- $$\begin{split} & \text{H} = \text{HIGH Voltage Level} \\ & \text{L} = \text{LOW Voltage Level} \\ & \text{X} = \text{Immaterial} \\ & \text{\_} \text{\_} = \text{LOW-to-HIGH Clock Transition} \\ & \text{Q}_0\left(\overline{\text{Q}}_0\right) = \text{Previous Q}\left(\overline{\text{Q}}\right) \text{before LOW-to-HIGH Transition of Clock} \end{split}$$

#### **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 1)

-0.5V to +7.0V Supply Voltage (V<sub>CC</sub>)

DC Input Diode Current (I<sub>IK</sub>)

 $V_1 = -0.5V$ -20 mA  $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V<sub>I</sub>) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$ -20 mA  $V_O = V_{CC} + 0.5V$ +20 mA -0.5V to  $V_{CC} + 0.5V$ 

DC Output Voltage (V<sub>O</sub>)

DC Output Source

or Sink Current (I<sub>O</sub>)  $\pm 50 \text{ mA}$ 

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±50 mA

-65°C to +150°C Storage Temperature (T<sub>STG</sub>)

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

#### **Recommended Operating Conditions**

Supply Voltage (V<sub>CC</sub>)

AC 2.0V to 6.0V ACT 4.5V to 5.5V 0V to  $V_{\mbox{\footnotesize CC}}$ Input Voltage (V<sub>I</sub>) Output Voltage (V<sub>O</sub>) 0V to  $V_{CC}$ -40°C to +85°C Operating Temperature (T<sub>A</sub>)

Minimum Input Edge Rate (ΔV/Δt)

AC Devices

 $V_{\text{IN}}$  from 30% to 70% of  $V_{\text{CC}}$ 

V<sub>CC</sub> @ 3.3V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

**ACT Devices** 

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### DC Electrical Characteristics for AC

Symbol	Parameter	v <sub>cc</sub>	<b>T</b> <sub>A</sub> = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol	Farameter	(V)	Тур	Gı	aranteed Limits	Oillis	Conditions	
V <sub>IH</sub>	Minimum HIGH	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V	
	Level Input	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> – 0.1V	
	Voltage	5.5	2.75	3.85	3.85			
V <sub>IL</sub>	Maximum LOW	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V	
	Level Input	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> – 0.1V	
	Voltage	5.5	2.75	1.65	1.65			
V <sub>OH</sub>	Minimum HIGH	3.0	2.99	2.9	2.9			
	Level Output	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
	Voltage	5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ m}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ m (Note 2)}$	
V <sub>OL</sub>	Maximum LOW	3.0	0.002	0.1	0.1			
	Level Output	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu\text{A}$	
	Voltage	5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>IN</sub> (Note 4)	Maximum InputLeakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$ , GND	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub> (Note 4)	Maximum Quiescent Supply Current	5.5		2.0	20.0	μА	$V_{IN} = V_{CC}$ or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}$ .

#### **DC Electrical Characteristics for ACT** $\textbf{T}_{\boldsymbol{A}} = +25^{\circ}\textbf{C}$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $v_{cc}$ Conditions Symbol Units (V) Guaranteed Limits Тур Minimum HIGH Level 4.5 1.5 $V_{OUT} = 0.1V$ 5.5 1.5 2.0 2.0 or $V_{CC} - 0.1V$ Maximum LOW Level $V_{IL}$ 4.5 1.5 8.0 0.8 $V_{OUT} = 0.1V$ V Output Voltage 5.5 or $V_{CC} - 0.1V$ 1.5 8.0 8.0 Minimum HIGH Level 4.5 4.49 4.4 4.4 $V_{OH}$ $I_{OUT} = -50 \ \mu A$ Output Voltage 5.5 5.49 5.4 5.4 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 4.5 3.86 3.76 V $I_{OH} = -24 \text{ mA}$ 5.5 4.86 $I_{OH} = -24 \text{ mA (Note 5)}$ 4.76 Maximum LOW Level 4.5 0.1 $V_{OL}$ 0.1 $I_{OUT} = 50 \; \mu A$ Output Voltage 0.1 0.1 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 4.5 0.44 $I_{OL} = 24 \text{ mA}$ 0.36 I<sub>OL</sub> = 24 mA (Note 5) 5.5 0.36 0.44 Maximum Input $I_{IN}$ 5.5 ±0.1 ±1.0 $V_I = V_{CC}$ , GND μΑ Leakage Current I<sub>CCT</sub> Maximum 5.5 0.6 $V_I = V_{CC} - 2.1V$ 1.5 mΑ I<sub>CC</sub>/Input V<sub>OLD</sub> = 1.65V Max Minimum Dynamic 5.5 75 mΑ $I_{\text{OLD}}$ V<sub>OHD</sub> = 3.85V Min Output Current (Note 6) 5.5 -75 $I_{OHD}$ mΑ Maximum Quiescent $V_{IN} = V_{CC}$ $I_{CC}$

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Supply Current

#### **AC Electrical Characteristics for AC**

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 7)	Min	Тур	Max	Min	Max	•
f <sub>MAX</sub>	Maximum Clock	3.3	100	125		95		MHz
	Frequency	5.0	140	160		125		IVITZ
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	8.0	12.0	2.5	13.0	
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	2.5	6.0	9.0	2.0	10.0	ns
t <sub>PHL</sub>	Propagation Delay	3.3	4.0	10.5	12.0	3.5	13.5	
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	3.0	8.0	9.5	2.5	10.5	ns
t <sub>PLH</sub>	Propagation Delay	3.3	4.5	8.0	13.5	4.0	16.0	
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	3.5	6.0	10.0	3.0	10.5	ns
t <sub>PHL</sub>	Propagation Delay	3.3	3.5	8.0	14.0	3.5	14.5	20
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	2.5	6.0	10.0	2.5	10.5	ns

2.0

20.0

or GND

Note 7: Voltage Range 3.3 is  $3.3V \pm 0.3V$ Voltage Range 5.0 is 5.0V  $\pm\,0.5V$ 

#### **AC Operating Requirements for AC**

		v <sub>cc</sub>	<b>T</b> <sub>A</sub> = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$		$C_L = 50 \text{ pF}$	Units
		(Note 8)	Тур	Guara	nteed Minimum	
t <sub>S</sub>	Set-up Time, HIGH or LOW	3.3	1.5	4.0	4.5	ns
	D <sub>n</sub> to CP <sub>n</sub>	5.0	1.0	3.0	3.0	115
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-2.0	0.5	0.5	20
	D <sub>n</sub> to CP <sub>n</sub>	5.0	-1.5	0.5	0.5	ns
t <sub>W</sub>	CP <sub>n</sub> or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	3.3	3.0	5.5	7.0	
	Pulse Width	5.0	2.5	4.5	5.0	ns
t <sub>rec</sub>	Recovery Time	3.3	-2.5	0	0	20
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to CP	5.0	-2.0	0	0	ns

Note 8: Voltage Range 3.3 is  $3.3V \pm 0.3V$ Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

#### **AC Electrical Characteristics for ACT**

		V <sub>CC</sub>		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)	(V) C <sub>L</sub> = 50 pF			$C_L = 50 pF$		Units
		(Note 9)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	145	210		125		MHz
t <sub>PLH</sub>	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	3.0	5.5	9.5	2.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	3.0	6.0	10.0	3.0	11.5	ns
t <sub>PLH</sub>	Propagation Delay $CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	4.0	7.5	11.0	4.0	13.0.	ns
t <sub>PHL</sub>	Propagation Delay $CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	3.5	6.0	10.0	3.0	11.5	ns

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V

#### **AC Operating Requirements for ACT**


Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		$T_A = -40$ °C to +85°C $C_L = 50$ pF	Units
		(Note 10)	Тур	Guaranteed Minimum		
t <sub>S</sub>	Set-up Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	5.0	1.0	3.0	3.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	5.0	-0.5	1.0	1.0	ns
t <sub>W</sub>	CP <sub>n</sub> or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width	5.0	3.0	5.0	6.0	ns
t <sub>rec</sub>	Recovery Time  CDn or SDn to CP	5.0	-2.5	0	0	ns

**Note 10:** Voltage Range 5.0 is 5.0V ± 0.5V

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	35.0	pF	$V_{CC} = 5.0V$

## 




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body Package Number M14A

 $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ 

 $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$ 


M14A (REV h)

0.008 (0.203) TYP



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0±0.1 0.43 TYP -A-7.72 4.16 6.4 4.4±0.1 -B-3.2 0.2 C B A 0.65 ALL LEAD TIPS LAND PATTERN RECOMMENDATION PIN #1 IDENT. - SEE DETAIL A ALL LEAD TIPS 1.2 MAX ⊏ 0.90 <sup>+0.15</sup> 0.09-0.20 -C-L <sub>0.10±0.05</sub> 0.65 0.19 - 0.30 ⊕ 0.13 M A B C C -12.00° TOP & BOTTOM R0.09 MIN GAGE PLANE NOTES: 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. R0.09 MIN MTC14RevC3 DETAIL A

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $8.255 + 1.016 \\ -0.381$ 

www.fairchildsemi.com

N144 (REV.E)